Abstract-A very-high-performance HDTV image sensor is presented. The device tackles successfully a few typical "HDTV challenges": the very high RC values of the CCD gates are drastically lowered by means of a new interconnect scheme; a dual horizontal output register is used to lower the output rate; the device is provided with an output amplifier characterized by low noise, high bandwidth, and high conversion efficiency; and finally the imager is designed with a very compact and efficient image cell, providing the functions of photo-conversion, charge transport, highlight handling, charge resetting, and charge pumping.
I. INTRODUCTION N THE last four years, several papers have been pub-I lished dealing with HDTV image sensors
.
These imagers were designed according to the 1125-line HDTV standard. However, they do not really fulfill completely the requirements put on the new generation of television systems. For instance, the interline HDTV imagers all have problems with smear [ 11, [5] , the very sensitive PSID sensor with an amorphous top layer is characterized by a severe amount of image lag, bum-in effects, and pixel nonuniformity [2] , the first FIT reported does not contain the full resolution of 1920 pixels/line [3] . Later FIT'S with the full HDTV resolution need microlenses to increase their sensitivity and need a complicated charge-resetting method [4]. Although microlenses are favorable for sensitivity enhancement, they introduce a certain amount of nonlinear response, degrade the resolution of the imager, and cause some extra flare. This paper describes the structure of the first HDTV imager which fits to the European HDTV standard, and is based on the frame-transfer principle. The device has an optical format of 1 in. If the imager is applied in a camera which is provided with a shutter, the overall system is fully free of smear. There is no need for microlenses. The imager presented has the full HDTV resolution and, as will be shown later, charge resetting can simply be done by biasing all CCD gates at a low voltage. Due to the high transfer efficiency of the vertical and horizontal CCD's of the frame-transfer imager, the video signal provided by this type of image sensor is fully free of lag.
The digital Eureka HDTV standard to which the image sensor fits, is schematically shown in Fig. 1 , and can be summarized as follows [6]: 1250 lines complete a frame of two subfields, each subfield has 576 active lines, each line has 1920 samples in an active line time of 26.67 ps. Horizontal and vertical blankings are 5.33 ps and 1.568 ms, respectively. The repetition rate of the subfields is 50 Hz and their aspect ratio is 16 : 9.
The device architecture of the imager reported here is shown in Fig. 2 . The frame-transfer CCD has a four-phase image section, a four-phase storage section, and a fourphase, dual horizontal output register. The two output stages outb and out, feed the video information to the outside world.
The next two sections of this paper contain further details on the image cell (Section 11) and the interconnect scheme of the CCD gates (Section 111). In the definition phase of the HDTV-imager project, much effort was put into the design of the output amplifier. This will be de- scribed in Section IV. Some technology highlights will be summarized in Section V. The paper will conclude with the device parameters and characteristics.
11. CONSTRUCTION OF THE IMAGE CELL Although a frame-transfer CCD is characterized by a very simple image-cell construction, this cell has to fulfill several completely different functions. First of all, the image cell has to convert the incoming photons into a charge packet, this charge packet has to be transported (through the same image cells) with a very high transfer efficiency. Highlight handling has to be achieved inside the image cell by means of a high-performance anti-blooming construction. This construction can also be used to make the charge-reset action or electronic shutter effective. To lower the dark current in the image section, the doping profiles have to be chosen in such a way that charge pumping is possible. The image cell which has the capabilities to fulfill all the aforementioned functions is illustrated in Fig. 3 . In Fig. 3(a) , the top view of an image cell is shown; in Fig. 3(b) , two cross sections illustrate the effects of the different implants in the silicon bulk.
As depicted in Fig. 3(a) , the image cell is constructed by means of four gates, etched in two different polysilicon layers. This "four out of two" choice makes the image cell fully flicker-free from one field to the other if the device is driven in the interlaced mode. Every pixel is defined by a barrier gate made from poly-1 and the integration takes place under alternate poly-1 gate and the two poly-2 gates. This setup holds for both fields and eliminates field flicker. The cross sections show the outdiffusion of the p well into the n-type substrate. The sinusoidal diffusion profile is created by means of a lateral outdiffusion of two implants on both sides of the cell. The p+ regions act as channel stoppers. Note that this channel stopper is extended to the polysilicon gates by means of self-aligned implant.
A. Optical Response
The main function of the image cell is to convert the incoming photons into electrons in an effective way. The frame-transfer pixel has a high aperture ratio, compared to IL or FIT pixel structures. This property is due to the "absence" of the opaque vertical shift registers which are inherent to the IL or FIT designs. But to optimize the optical response of the described image sensor even further, the following techniques are applied. The different thicknesses of the layers belonging to the multilayer stack above the silicon (scratch protection, isolation, poly-layer, gate dielectric) are chosen according to the optical rules for maximum transmission of the overall pixel structure.
The gates have open windows [as can be seen from Fig. 3(a) ], to make the sensor also very sensitive for blue light, otherwise the "blue photons" would be absorbed in the poly-Si gates.
The voltage bias of the barrier gates (put to a low gate voltage during the integration of charges) is set to such a voltage that electrons generated by light below these gates do not drain to the n-type substrate. Curve 1 represents an empty well under a positivebiased gate during integration ( V , = 10 V). Electrons generated within the first 2.25 pm of the silicon will be collected in the potential well, charge generated deeper will disappear into the n-type substrate. All holes generated are drained by the p well and the p+ stopper implants. Observe that the potential well is more positive than the n-type substrate bias, but the potential barrier in the p well avoids electron injection from the bulk into the channel.
The barrier gates during the integration are biased at 2 V, as depicted by curve 4. Observe the small potential well underneath this gate, which is responsible for an active barrier gate: electrons generated underneath the barrier gate will be collected into neighboring potential wells. The small barrier towards the substrate prevents draining of these electrons. On the other hand, its collecting depth is reduced to 1.5 pm. 
B. Vertical Anti-Blooming
The ability to handle highlights above the saturation level of the imager is incorporated in the vertical direction: into the bulk of the silicon. The vertical n-p-n structure goes into punchthrough at the moment the charge packet contains a full well of electrons. The same vertical n-p-n structure is used to drain all charges at the moment of charge reset. In Fig. 4 , the vertical anti-blooming action is shown by curves 2 and 3.
Curve 2 depicts the situation undemeath the same gate as that for curve 1, but in this case the well is filled with electrons up to the level that the remaining barrier between the channel potential and the minimum potential in the p well is 0.6 V. This point is being defined as full well capacity. For the image cell under study [7.25 pm (H) X 13.6 pm (V)], the static full-well capacity under integrating conditions with three gates biased to 10 V is 220 000 electrons. Its dynamic storage capacity, during the transport underneath two gates, is limited to about 100 OOO electrons (at a p-well bias of 5 V).
In case the potential barrier between the CCD channel and the substrate reduces to 0.4 V, as shown by curve 3, the electron transpod across this barrier has a value which corresponds to the overexposure conditions.
Notice that in all cases, there is at least a potential difference of 0.25 V between the channel potential and the potential at the Si-Si02 interface. With this restriction, the electrons from the charge packet will not interact with the interface states, and the CCD will maintain its high transport efficiency. A barrier to neighboring pixels of at least 1.25 V is maintained to isolate two different charge packets from each other in the CCD channel. This barrier is defined as being the potential difference between the channel potential at full well and the potential underneath a negatively biased barrier gate.
C. Charge Reset
If all gates of the image cell are biased to 0 V, there will be no longer any potential well in the silicon, and no electrons can be stored. This situation, shown by curve 5 of Fig. 4 , is created in the frame-transfer imager during charge reset, which is accomplished simply by biasing all gates of the image section to an extra low voltage, without any pulse on the n substrate or the p well.
D. Charge Pumping
In case the gates are biased to 0 V, as is the case during the charge-reset action, the surface potential is pinned to the p-well voltage. An inversion layer of holes, supplied by the channel implants, is created undemeath the lowbiased gates. These holes fill the surface states and reduce the dark-current generation. The conventional clock waveform diagram, needed to drive the frame-transfer imager, is completed with extra pulses to incorporate the charge-pumping option. During the horizontal-blanking period, all gates of the image section are one by one switched to 0 V and back to their original integration voltage. The occupancy state of the surface states is "refreshed with holes" during 1 ps. In the next active line period of 32 ps, the holes are released with a large time constant, keeping the surface states mainly filled. This charge pumping action reduces the dark current by 30%.
E. Transport Eficiency
The vertical and horizontal CCD's are all of the buriedchannel type [see cross sections in Fig. 3(b) ]. Special care has been taken to reduce the RC values of the CCD gates (see the next section).
GATE INTERCONNECT
As already mentioned in the discussion of the imagecell configuration, a fast and optimal CCD transport needs CCD gates with a sufficiently low RC value. The classical interconnect scheme for the CCD gates of a two-dimensional imager is shown in Fig. 5(a) . The vertical n-CCD channels are covered by means of horizontal polysilicon CCD gates. These CCD gates are connected to a fourphase bus-bar system defined around the image section, and made from a single, aluminum metallization level. Each single poly-Si gate has two connections, one at its left side and one at its right side. If this interconnect scheme is applied to the 1-in frame-transfer imager, the maximum frame-shift speed is limited to about 300 kHz. On the other hand, to fulfill the frame shift within the vertical-blanking period, a minimum vertical-transport speed of 700 kHz is required.
To overcome this problem, the HDTV image sensor has to be built in a new technological metallization concept to decrease the RC values of the CCD gates. This new concept is found in a new interconnect scheme, which is depicted in Fig. 5(b) : the same CCD channels with the same CCD gates are still in place. This holds also for the A metal bus-bars, only the interconnect between the polysilicon gates and the metal bus-bars has been changed. In the new concept, an additional (defined as metal 1) interconnect layer is used to bridge the large resistive values of the CCD gates. This metal 1 is defined in very small straps on top of the (light-insensitive) channel stopper implants. They contact every fourth gate, and strap all gates of the same phase. In the original architecture, 1920 pixels are defined between two polysilicon metal contacts; in the new architecture, only four pixels are between two contact points. This idea can be exploited even further. The metal-1 straps are no longer connected to the bus-bars on top of the image section, but are fed into the storage section and are locally connected to the broad aluminum bus-bars. This ultimate construction is shown in Fig. 5(c) . The net result is an imager with bus-bars, very short in length, far The remaining question with respect to this new interconnect concept is the nature of the additional interconnect layer. The answer is shown in Fig. 6 . Illustrated is the maximum frame-shift frequency (without degradation of the maximum charge-handling capability) as a function of the sheet resistance of the strapping material. With the lower limit of the vertical transport speed at 700 kHz, the use of TiSi2 is at the limit, but W or AlSi are attractive alternatives. The implementation of an additional polysilicon level makes no sense with respect to lowering the RC value of the CCD gates. In the design of the image sensor described in this paper, the choice is made for straps of tungsten with a width of 0.9 pm. The upper limit of the 2.5-MHz vertical-transport speed suggested in Fig. 6 is experimentally verified. The saturation in the frame-shift frequency improvement for even lower sheet resistances is due to the resistance of the aluminum bus-bars.
The technology applied for this additional strapping step is summarized in Section V.
IV. OUTPUT AMPLIFIER
The requirements put on the output stage are quite severe: high bandwidth, low noise, high conversion factor. This all is needed to provide the outside world with video information at a 72-MHz pixel rate. To bring this operating frequency to a lower value, the horizontal output register of the imager is designed as a dual horizontal structure. This technique is well known for HDTV imagers, but special attention has to be paid to the layout of the dual register and their "mutual interconnect" to avoid transport inefficiency between the two horizontal registers. The optimizing process used in the 1-in frame-transfer device is the same as described in [8] .
The two horizontal output registers are each provided with a high-sensitivity , low-noise, and high-bandwidth output amplifier [9] , built around a triple source-follower stage. Such an output-node construction is shown in Any offset between these implants and the gates will result in a high series resistance (of the p-type region) on the source and drain sides. Noise figures measured on an output amplifier of the type as described here are shown in Fig. 8 : noise levels versus frequency. From these measurements the following numbers can be deduced: bandwidth is about 160 MHz, the equivalent number of noise electrons rms is 19 in a 30 MHz band after signal processing, and the crossover frequency f,, between 1 lfnoise and thermal noise is 1.2 MHz. These numbers prove the applicability of this amplifier concept and layout to a HDTV imager.
An interesting optimizing problem can be defined around the floating-diffusion node. To make the floatingdiffusion capacitance as small as possible (to increase the conversion efficiency) a layout concept, as shown in Fig.  9 (a), is used: the very small area of the floating diffusion is surrounded at three sides by the output gate. This twodimensional layout-where electrons come from three sides to the floating diffusion-is reshaped to a one-dimensional horizontal output register-where electrons are transported in only one direction-in a few steps in the design of the last gates of the horizontal CCD register. With this concept the layout can be made as compact as possible, but on the other hand there is a lower limit for the area of each gate. The last a3 gate has to store a full packet, but also has to transport a full packet. The requirement of storing gives a minimum length of the gate, the requirement of transporting defines the maximum length of the same gate. To overcome this problem, a two- dimensional dynamic device simulator CURRY [ 101 which has been developed in-house, is applied to the output-node configuration. The charge transport is simulated at the moment a full well is transferred from the +-, gate across the output gate towards the floating diffusion. The timing corresponding to this situation is shown in Fig. The results from these dynamic simulations are illustrated in Fig. 10(a) and (b) . Fig. 10(a) contains the situation in which the length of the +3 is 8 pm, which will lead to an incomplete charge transfer. In the starting situation, the full-well charge packet is stored underneath a3, and, as can be deduced from the timing diagram in Fig. 9 , the gate a2 is biased low. At t = 0.5 ns, a3 starts going low, and this point is the onset of the transport of the charge packet. At t = 1 ns, the first electrons are attracted by the floating diffusion. Observe that the transfer itself takes place through the bulk of the silicon. At t = 1.5 ns, the first charges reach the floating-diffusion node. During the further timing points, the transport continues, but at time t = 3.5 ns a3 is low, and at t = 4 ns +2 starts increasing. At this moment ( t = 4 ns), the next charge packet is coming towards a2, and at the same time, a2 is 9(b). 
attracting remaining electrons from
This can be seen at time point t = 5.5 ns: there is a continuous electron flow from towards the floating-diffusion node. Charge packets are mixing up, ar the transport deteriorates the resolution of the devic
In the case the gate length of 9, is 6 pm, shown in Fig.  10(b) , and under the same timing conditions, the result is much better. Though the transport is not fully completed at t = 4.5 ns, the amount of charges flowing back under 92 is relatively small: less than 0.3 %. This transfer inefficiency is tolerable due to the fact that it affects the charge packets only once in its complete transfer trajectory. From this conclusion and from Fig. 10(a) the gate lengths of 93 and G2 are chosen to be, respectively, 6 and 8 pm.
The simulations of the charge transport through the horizontal output registers are all done with clock amplitudes of 5 V. Limiting the voltage swing to this voltage is attractive from the point of view of power dissipation and of driver design. Direct coupling of the horizontal CCD register to CMOS drivers connected to a low-voltage power supply is preferable.
V. TECHNOLOGY The device technology used to fabricate the HDTV image sensors is based on the technology already described in [ 121 and [ 131. Summarized: n-type buried CCD channels are defined in a single implanted p well. As already stated, the sinusoidal shape of the profile is defined by an appropriate outdiffusion of the B implant. The gate dielectric is a sandwich of Si02 (62 nm) and Si3NI (78 nm), three layers of polysilicon define the CCD gates (two layers in the image and storage section, three layers in the horizontal output registers). After the gate definition, all remaining implantations are done and isolation layers are deposited. The tungsten interconnect, the aluminum metallization, and the scratch protection complete the fabrication process. The minimum dimensions used in the layout are 0.9 pm, and the total number of masks needed is 13.
Compared to the "standard" processing as described in [12] and [13], the tungsten interconnect is added. To minimize the negative influence on the light sensitivity from the W straps, the width of the W straps should be as small as possible. This requirement can be achieved by a groove-fill technique [ 141. The processing sequence of the W process is illustrated in Fig. 1 1 : after the processing of the polysilicon layers, a planar dielectric is deposited, with a thickness of about 1 pm. The W-interconnect pattern is defined in this dielectric in the form of grooves. The grooves are 0.9 pm wide. Next is a blanket tungsten deposition, followed by a very well controlled tungsten etchback. The net result is an interconnect network of grooves filled by tungsten. This processing method allows to keep the W straps quite small compared to the stopper implantation width after outdiffusion. In other words, the incorporation of the straps has very little effect on the light sensitivity of the imager. Table I , the device parameters and device characteristics are summarized. A microphotograph of the chip is shown in Fig. 12 . This device is the key component of a three-chip professional HDTV camera. A monitor photograph of a picture taken by the HDTV camera is shown in Fig. 13 . The HDTV camera has a shutter included in its optical system. This shutter cuts the light path during the vertical frame shift of the frame-transfer CCD. In this way, the application of the HDTV imagers is made fully smear-free. VII. CONCLUSIONS paper has successfully tackled the following challenges:
VI. DEVICE PARAMETERS AND CHARACTERISTICS In
The 2.2 M pixel frame-transfer CCD described in this the RC values of the CCD gates are lowered considerably by means of the new interconnect scheme making use of the incorporated W technology; the high output rate is halved by using a dual horizontal output register; the device is provided with an output stage characterized by low noise, a high bandwidth, and a high conversion factor; the imager has a compact and efficient image cell functioning as photo-convertor, transporting cell, highlight handler, charge-resetting, and chargepumping site.
The imager presented combines a few attractive elements which are additionally compared to the competition: 1920 pixels/line give the device the full HDTV resolution of 1000 TV lines; in the application, the device is running fully smearfree; due to its architecture and its technology, the imager is fully image-lag-and burn-in-free, the pixels are characterized by high uniformity; charge reset to shorten the integration time can be applied very easily: simply biasing all gates of the image section to a low potential; the pixels are not provided with microlenses (this means that the pixels keep their linear photoresponse, with respect to the F number of the lens, and their resolution capabilities and flare characteristics remain unchanged). C. van Kuijk. The authors also wish to thank C. de Vries and his crew of FABWAG for the diffusion, testing, and packaging of the devices, and to acknowledge their partners at the BTS side: F. Stok, A. Moelands, F. Polderdijk, H. Guitjens, H. Naber, and all others who contributed to the success of this project.
